Logic Design Lab 2 · Sequential Logic
Construct an edge-triggered memory element, predict its stored state, and explore how data is captured only at the active clock transition.